10/22/2007 13:41

OCT 2 2 2007

RECEIVED IN THE UNITED STATES PATENT AND TRADEMARK OFFICE FAX CENTER

Applicants: ITO et al.

Serial No.: 10/786,136

Filed: 2/26/2004

Title: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MICROCOMPUTER DEVELOPMENT ASSISTING APPARATUS

7037079112

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Atty. Dkt.: 01-560

Art Unit: 2123

Examiner: Nithya Janakiraman

Date: 22 October 2007

CERTIFICATE OF PACSIMILE TRANSMISSION

[hardby certify that this correspondence (swelve (12) pages) is being facsimile transmitted to the USPTO (Fax. No. 571-273-8300) on 22 October 2007. Typod James Cynthie K. Nigotjan

Nik

AMENDMENT UNDER 37 CFR 1.111

Sir:

In response to the office action mailed 10 August 2007, please amend the application as follows:

Amendments to the Claims are reflected in the listing of claims that begins on page 2 of this paper.

Remarks begin on page 9 of this paper.

operation of the functional circuit until completion of processing that is performed in response to

2

Serial No. 10/786,136

Attorney Docket No. 01-560

the break request, and a setting information storage circuit for storing setting information indicating whether to enable or disable an operation stop function of the stop control circuit; and

the functional circuit of the peripheral circuit is constructed to be reset by the first and second reset signals, and the stop control circuit and the setting information storage circuit are constructed to be reset by the second reset signal but not by the first reset signal.

3. (Currently amended) The semiconductor integrated circuit device according to claim 1. further comprising:

an emulation memory for storing a user program that is executed by the CPU in response to the first reset signal; and

a monitor program memory for storing a monitor program that is executed by the CPU in response to the second reset signal.

4. (Original) The semiconductor integrated circuit device according to claim 1, wherein:

the CPU is operable in an normal operation mode and a low power consumption operation mode that is lower in power consumption than the normal operation mode; and

a break request control circuit is provided for causing a transition of the CPU to a break state after input of a wake-up signal for returning the CPU from the low power consumption operation mode to the normal operation mode when a break request signal is input externally in a period when the CPU is in the low power consumption operation mode.

5. (Original) The semiconductor integrated circuit device according to claim 4, wherein the break request control circuit is constructed to immediately output a break request signal to the CPU if the break request signal is input in a period when the CPU is in the normal operation rode, and outputs a break request signal to the CPU upon input of the wake-up signal if the break